



**FEDERAL REPUBLIC OF GERMANY**

[Eagle crest]

**Priority Certificate  
for the filing of a Patent Application**

TECHNOLOGY CENTER 2800

APR 24 2003

RECEIVED

11  
11/11/03  
4/25/03

**File Reference:** 100 06 444.2

**Filing date:** 14 February 2000

**Applicant/Proprietor:** Infineon Technologies AG, Munich/DE

**Title:** Method for reading and storing a state from or in a ferroelectric transistor in a memory cell, and a memory matrix

**IPC:** G 11 C 11/22

**The attached documents are a correct and accurate reproduction of the original submission for this Application.**

Munich, 14 February 2001

**German Patent and Trademark Office**

**The President**

[Seal of the German Patent  
and Trademark Office]

[signature]

Wehner



GR 00 P 1281

- 1 -

RECEIVED  
APR 24 2003  
TECHNOLOGY CENTER 2800

Description

Method for reading and storing a state from or in a  
ferroelectric transistor in a memory cell, and a memory  
5 matrix

The invention relates to a method for reading and  
storing the state from or in a ferroelectric transistor  
in a memory cell, and to a memory matrix.

10

Such a method and such a memory matrix are known from  
[1]. The memory matrix which is known from [1] is a  
matrix having a large number of memory cells, which  
each have a ferroelectric transistor, with these  
15 ferroelectric transistors being connected to one  
another in the form of a square matrix. Furthermore,  
the memory matrix has a read/store control apparatus,  
by means of which a state of a ferroelectric transistor  
in a memory cell in the memory matrix can be stored, or  
20 the current state of the corresponding ferroelectric  
transistor in the memory cell can be read. -

According to the procedure described in [1], when a  
state is stored, deleted or read in a ferroelectric  
25 transistor in a memory cell in the memory matrix, a  
corresponding read/store voltage is applied to the  
corresponding word lines or bit lines. The application  
of the required read/store voltage also influences  
further ferroelectric transistors which are located in  
30 adjacent positions in the memory matrix and are  
connected to the ferroelectric transistor whose state  
is intended to be stored or read. In this way, it is  
possible for the process of reading or storing a state  
of a ferroelectric transistor in the memory matrix to  
35 corrupt a state of a further ferroelectric transistor  
in the memory matrix, that is to say to change this  
state inadvertently.

As described in [1], a read/write voltage of  $V_{pp}/V_{rr}$  is applied to the ferroelectric transistor from which or in which a state is intended to be read or stored. In this case, an interference voltage of approximately  $\pm V_{pp}/2$  or  $\pm V_{pp}/3$  is applied to the adjacent further ferroelectric transistors which are connected to this ferroelectric transistor, and this can change the state of the corresponding further ferroelectric transistor incorrectly.

The problem will be explained in more detail with reference to Figure 2.

Figure 2 shows a diagram 200 with a profile of the ferroelectric polarization 201 in the gate of a ferroelectric transistor as a function of an applied gate voltage  $V_{GS}$  202. The diagram 200 shows the gate voltage 202 in volts ([V]) and the ferroelectric polarization 201 in coulombs/m<sup>2</sup> ([C/m<sup>2</sup>]).

The profile of the ferroelectric polarization 201 as a function of the gate voltage 202 is described by a hysteresis loop 203. As can be seen in Figure 2, a conventional ferroelectric transistor has two stable polarization states, a first stable polarization state 204 and a second stable polarization state 205. By changing the applied gate voltage  $V_{GS}$ , in particular by means of an "interference voltage" of  $V_{pp}/2$  or  $V_{pp}/3$  as described above, the state of the ferroelectric transistor can move along the hysteresis loop 203 to polarization states which cannot be distinguished electrically, namely to a first indistinguishable polarization state 206, and to a second indistinguishable polarization state 207.

While it is easily possible to distinguish the first distinguishable polarization state 204 electrically from the second distinguishable polarization state 205,

by which means two different states can be provided and identified by means of the ferroelectric transistor within the memory matrix, such a capability to distinguish between states electrically is not  
5 guaranteed with the indistinguishable polarization states 206, 207.

Such an interference voltage can thus result in the state which is stored in adjacent further ferroelectric  
10 transistors in the memory matrix being changed, or at least becoming undefined, that is to say a polarization state is formed in the corresponding adjacent ferroelectric transistor which cannot be read reliably, that is to say cannot be distinguished electrically.

15

A further ferroelectric transistor and a method for its production are described in [2].

The invention is thus based on the problem of reading a  
20 state from a ferroelectric transistor or of storing a state in a ferroelectric transistor in a memory cell, which memory cell is arranged in a memory matrix having a number of further memory cells with further ferroelectric transistors, with the aim of avoiding the  
25 further ferroelectric transistors in further memory cells in the memory matrix being changed to an indistinguishable polarization state by the process of reading or storing one ferroelectric transistor.

30 The problem is solved by the method for reading or storing a state from or in a ferroelectric transistor in a memory cell, and by a memory matrix having the features as claimed in the independent patent claims.

35 In a method for reading or storing a state from a ferroelectric transistor in a memory cell, or for storing a state in a ferroelectric transistor in the memory cell which is arranged in a memory matrix having

a number of further memory cells with further ferroelectric transistors, the state is read from the ferroelectric state or is stored in the ferroelectric transistor. During the process of reading or storing the state of the ferroelectric transistor, and if there is at least one further ferroelectric transistor in the memory matrix, the threshold voltage of the corresponding further ferroelectric transistor is increased, in particular by application of a drain-substrate voltage  $V_{DS}$ .

A memory matrix has a number of memory cells which are connected to one another, with at least some of the memory cells having at least one ferroelectric transistor. Furthermore, the memory matrix has a read/store control apparatus, which controls the process of reading a state from a ferroelectric transistor in a memory cell in the memory matrix, or the process of storing a state in a ferroelectric transistor in a memory cell in the memory matrix. The read/store control apparatus is set up such that the state is read from the ferroelectric transistor or is stored in the ferroelectric transistor and, during this process, if there is at least one further ferroelectric transistor in the memory matrix, the threshold voltage of the further ferroelectric transistor is increased in particular by application of a drain-substrate voltage  $V_{DS}$ .

Increasing the threshold voltage of a further ferroelectric transistor protects that further ferroelectric transistor in such a way that it no longer changes to an indistinguishable polarization state.

As has been identified according to the invention, increasing the threshold voltage, in particular by application of a drain-substrate voltage  $V_{DS}$  to a

ferroelectric transistor, in each case results in the formation of a plateau in the hysteresis loop which describes the ferroelectric polarization profile. As is described further below, this plateau is sufficient to  
5 prevent a change to an indistinguishable polarization state as a result of a change to the gate voltage which is produced by reading or storing a state from or in an adjacent ferroelectric transistor.

10 This relates in particular to the region of the polarization profile in which the ferroelectric transistor is located when the applied gate voltage is in a depletion state of the charge carriers in the channel region of the ferroelectric transistor.

15 The invention thus results in it being possible to read or store a state reliably from or in a ferroelectric transistor in a memory matrix, without the states of further ferroelectric transistors which are adjacent in  
20 the memory matrix being changed to an undefined state, that is to say to an electrically indistinguishable state, that is to say without causing a fault in the further ferroelectric transistors.

25 Preferred developments of the invention are described in the dependent claims.

The refinements which are described in the following text relate both to the method and to the refinement of  
30 the read/store control apparatus, with, according to the corresponding development, the read/store control apparatus in each case being set up to provide the corresponding development.

35 The corresponding refinement of the read/store control apparatus can be implemented in software, by means of a computer program which is provided in a memory in the read/store control apparatus and is executed by means

of a processor, or by means of a specific electronic circuit in hardware.

5 One preferred refinement of the invention provides for the state to be read from the ferroelectric transistor or to be stored in the ferroelectric transistor by applying a read/store voltage to the gate electrode of the ferroelectric transistor in order to read or store the state.

10 Furthermore, the threshold voltage of a further ferroelectric transistor can be increased by applying a drain-substrate voltage to the further ferroelectric transistor in the memory matrix. The drain-substrate  
15 voltage  $V_{DS}$  may be a constant voltage of approximately  $V_{DS} = \pm 3.3$  V, depending on the type of ferroelectric transistor (+3.3 V for an n-channel ferroelectric transistor, -3.3 V for a p-channel ferroelectric transistor).

20 A number of transistors, in particular a number of ferroelectric transistors, can be used in a memory cell in the memory matrix.

25 Even if a ferroelectric transistor which has been produced using a specific method is used in the further exemplary embodiment, any desired further ferroelectric transistor may, however, be used in an alternative embodiment within the scope of the invention.

30 For example, in particular, different materials may be used for the dielectric intermediate layer, in particular having a thickness of between approximately 3 nm and 25 nm of the ferroelectric transistor and  
35 being composed, for example, of cerium oxide  $CeO_2$ , zirconium oxide  $ZrO_2$ , titanium oxide  $TiO_2$ , tantalum oxide  $TaO_2$  or dialuminum oxide  $Al_2O_3$ .

BMF ( $\text{BaMgF}_4$ ), PZT ( $(\text{PbZr})\text{TiO}_3$ ) or SBT ( $\text{SrBi}_2\text{Ta}_2\text{O}_9$ ) may be used, for example, as the ferroelectric layer. The ferroelectric layer has a thickness of between about 30 nm and 300 nm.

5

Furthermore, the invention can also be used with a p-channel ferroelectric transistor, although, in the further exemplary embodiment, the invention is clearly described with reference to an n-channel ferroelectric transistor. In this case, all that is necessary is to reverse the polarity of the voltages to be applied in a corresponding manner.

A number of electrical intermediate layers can also be provided within a ferroelectric transistor, being composed of one or more of the materials described above.

In general, any desired perovskite may be used for the electrical intermediate layer in the ferroelectric transistor.

In this context, it should be noted that the invention is not limited to the structure of the ferroelectric transistor described in the exemplary embodiment but that, for example, the structure of a ferroelectric transistor described in [1] or [2] can also be used without any problems within the scope of the invention.

An exemplary embodiment of the invention will be explained in more detail in the following text and is illustrated in the figures, in which:

Figures 1a and 1b show a memory matrix having four memory cells, each having one ferroelectric transistor (Figure 1a), and a table which shows the corresponding voltages which are applied to the lines of the memory matrix



when reading or storing a state in a memory cell according to one exemplary embodiment of the invention (Figure 1b);

5 Figure 2 shows a diagram illustrating the profile of the ferroelectric polarization in the gate of a conventional ferroelectric transistor as a function of the applied gate voltage when reading or storing a state from or in the  
10 ferroelectric transistor according to the prior art;

Figure 3 shows a sketch of a ferroelectric transistor according to an exemplary embodiment of the  
15 invention;

Figure 4 shows a flowchart illustrating the individual steps for reading or storing a state from or in a ferroelectric transistor according to  
20 one exemplary embodiment of the invention;

Figure 5 shows a diagram illustrating the profile of the ferroelectric polarization in the gate of a conventional ferroelectric transistor as a  
25 function of the applied gate voltage when reading or storing a state from or in the ferroelectric transistor according to one exemplary embodiment of the invention; and

30 Figure 6 shows an output characteristic of the ferroelectric transistor according to one exemplary embodiment of the invention.

Figure 1a shows a memory matrix 100 having four memory  
35 cells 101, 102, 103, 104.

Each memory cell 101, 102, 103, 104 has a ferroelectric transistor 105, 106, 107, 108.

Furthermore, the memory matrix 100 has a first word line 109 and a second word line 110.

5 Furthermore, the memory matrix 100 has a first bit line 111, a second bit line 112, a third bit line 113 and a fourth bit line 114.

The gate 115 of the first ferroelectric transistor 105 and the gate 116 of the second ferroelectric transistor  
10 106 are coupled to the first word line 109.

The gate 117 of the third ferroelectric transistor 107 and the gate 118 of the fourth ferroelectric transistor  
15 108 are coupled to the second word line 110.

The source 119 of the first ferroelectric transistor 105 and the source 120 of the third ferroelectric transistor 107 are coupled to the first bit line 111.

20 The drain 121 of the first ferroelectric transistor 105 and the drain 122 of the third ferroelectric transistor 107 are connected to the second bit line 112.

The source 123 of the second ferroelectric transistor 106 and the source 124 of the fourth ferroelectric transistor 108 are connected to the third bit line 113.  
25

The drain 125 of the second ferroelectric transistor 106 and the drain 126 of the fourth ferroelectric transistor 108 are connected to the fourth bit line 114.  
30

The word lines 109, 110 and the bit lines 111, 112, 113, 114 are connected to a read/store control apparatus 127.  
35

The storing of a state of a ferroelectric transistor in the memory matrix 100 and the reading of a state of a

ferroelectric transistor in the memory matrix 100 are controlled by the read/store control apparatus 127 by application of different voltages to the corresponding word lines 109, 110 and/or to the corresponding bit lines 111, 112, 113, 114, as will be explained in more detail in the following text.

Figure 3 shows a ferroelectric transistor 300, as is provided as the first ferroelectric transistor 105, as the second ferroelectric transistor 106, as the third ferroelectric transistor 107 and as the fourth ferroelectric transistor 108 in the memory matrix 100.

The ferroelectric transistor 300 has a p-doped substrate 301 composed of silicon, as well as a source region 302 and a drain region 303 adjacent to which two silicon regions 304, 305 are arranged. These regions are deposited using a conventional CVD method. A dielectric intermediate layer 306 is then deposited over the channel region 307 between the source region 302 and the drain region 303 of the ferroelectric transistor 300, composed of silicon oxide. The dielectric intermediate layer 306 may alternatively also be composed of a different dielectric, for example  $\text{Al}_2\text{O}_3$ ,  $\text{CeO}_2$  or  $\text{ZrO}_2$ , which is applied, for example, with the aid of a CVD method.

A ferroelectric layer 308 which may contain SBT ( $\text{SrBi}_2\text{Ta}_2\text{O}_9$ ) or PZT ( $(\text{Pb},\text{Zr})\text{TiO}_3$ ) is then applied to this, for example with the aid of a CVD method.

The heat treatment of these two layers 306, 308 for producing the desired layer characteristics can be carried out in sequence, that is to say after the deposition of each individual layer but, alternatively, - if this is desired - it can be carried out in a step after the deposition of both layers 306, 308.

The dielectric intermediate layer 306 and the ferroelectric layer 308 are then structured by means of an etching process.

- 5 If a metallic gate electrode 309 is used, then this is produced by a sputtering method, and is then structured by means of an etching process.

10 The metallic electrode can be used as a hard mask for structuring the layers located underneath it.

The source region 302 and the drain region 303 can be implanted in a self-adjusting manner to form the gate stack.

- 15 The rest of the process steps before and after the production of the ferroelectric gate stack can be carried out analogously to standard CMOS manufacturing methods.

20 Furthermore, the ferroelectric transistor 300 has contacts 310, 311, 312, which are conductively connected in a corresponding manner to the source 302, to the drain 303 and to the gate electrode 309.

- 25 In addition, the ferroelectric transistor 300 has a silicon planarization layer 313.

30 The reading and storing of a state in the first ferroelectric transistor 105 will be explained in more detail in the following text with reference to Figure 4 and Figure 1b.

- 35 In a first step (step 401), a store voltage  $V_{pp}$ , which is  $V_{pp} = 5 \text{ V}$  according to the exemplary embodiment, is applied to the first word line 109 in order to store a first state.

A voltage  $V_{pp}/2$  or  $V_{pp}/3$  is applied to the non-selected second word line 110, to the non-selected third bit line 113 and to the non-selected fourth bit line 114 via the gate of the respective further ferroelectric transistors.

A voltage of 0 V is applied to the first bit line 111 and to the second bit line 112.

At the same time as the application of the store voltage  $V_{pp}$ , a drain-substrate voltage  $V_{DS}$  of  $V_{DS} = +3.3$  V is applied to the further ferroelectric transistors 106, 107, 108, in order to protect them against an incorrect state change (step 402). In an alternative embodiment, the drain-substrate voltage  $V_{DS} = +3.3$  V can be applied permanently to all the ferroelectric transistors in the memory matrix 100. The application of the drain-substrate voltage of  $V_{DS} = +3.3$  V is illustrated in Figure 1a by means of voltage sources 128, 129, 130, 131 in the substrate of the respective ferroelectric transistor 105, 106, 107, 108.

In a further step (step 403), the state of the first ferroelectric transistor 105 is read by applying a read voltage  $V_{rr}$  of  $V_{rr} = 2.6$  V to the first word line 109, and by applying a voltage  $V_{ss}$  of  $V_{ss} = 0.1$  V to the second bit line 112.

If the read voltage is chosen to be greater than this, then, once again, in a further step (step 404), the drain-substrate voltage  $V_{DS}$  of the further ferroelectric transistors 106, 107, 108 can be applied to the value of  $V_{DS} = +3.3$  V at the same time as the read process in order to protect the further ferroelectric transistors 106, 107, 108. As stated above, in an alternative embodiment, the drain-substrate voltage of  $V_{DS} = +3.3$  V

can be applied permanently to all the ferroelectric transistors in the memory matrix 100.

The deletion of the first state in the first ferroelectric transistor 105, which can also be  
5 regarded as storage of a second state in the first ferroelectric transistor 105, is carried out by applying the store voltage  $V_{pp}$  to the first bit line 111 and to the second bit line 112.

10 In this case, a voltage of 0 V is applied to the first word line 109. A preferably constant drain-substrate voltage  $V_{bs}$  of  $V_{DS} = +3.3$  V is once again applied in order to protect the further ferroelectric transistors 106, 107, 108.

15 The various applied voltages for storing 150 the first state in the first ferroelectric transistor 105, for storing 151 the second state in the first ferroelectric transistor 105 and for reading 152 the state from the  
20 first ferroelectric transistor 105 are shown in tabular form in Figure 1b.

The increase in the threshold voltage of the ferroelectric transistor achieved by application of the  
25 appropriate drain-substrate voltage will be explained with reference to Figure 5 and Figure 6.

Figure 5 shows the profile 500 of the ferroelectric polarization 501 at the gate of a ferroelectric  
30 transistor as a function of the gate voltage 502 with the increased ferroelectric transistor threshold voltage, achieved according to this exemplary embodiment by temporary application or permanent application of a drain-substrate voltage in the  
35 respective further ferroelectric transistor 106, 107, 108 or to all the ferroelectric transistors in the memory matrix 100.

The resultant hysteresis loop 503 has two plateau regions 504, 505. If now, owing to an interference voltage, the gate voltage  $V_{GS}$  on a further ferroelectric transistor 106, 107, 108, which is in a first state, indicated by a first distinguishable polarization state 506 in the hysteresis loop 503 [lacuna], then the application of the interference voltage results in the hysteresis loop 503 normally assuming only one polarization state in the first plateau region 504 provided the drain-substrate voltage is sufficiently high, symbolized by a second distinguishable polarization state 507.

If the respective ferroelectric transistor is in a second state, as is indicated in the hysteresis loop 503 by a third distinguishable polarization state 508, and an interference voltage is applied, then, once again, provided a sufficiently high drain-substrate voltage is applied and the second plateau region 505 is thus sufficiently large, only one state is assumed, which is located in the second plateau region 505, symbolized by a fourth distinguishable polarization state 509.

As can be seen from Figure 6, the second distinguishable polarization state 507 and the fourth distinguishable polarization state 509 can be distinguished from one another on the basis of the different output characteristics 601, 602 of the drain-source current  $I_{DS}$  as a function of the gate voltage  $V_{GS}$ , since the first output characteristic 601 results for the second distinguishable polarization state 507, and the second output characteristic 602 results for the fourth distinguishable polarization state 509.

Thus, even the second distinguishable polarization state 507 which is assumed as a result of an interference voltage can still be distinguished

electrically from any fourth distinguishable polarization state 509 which may be assumed due to an interference voltage.

- 5 The invention can thus be seen in that application of a drain-substrate voltage changes the hysteresis loop of the corresponding ferroelectric transistor in such a manner that plateau regions are formed in the hysteresis loop, thus preventing the creation of  
10 undefined polarization states, which cannot be distinguished from one another electrically.

A number of alternatives relating to the exemplary embodiment described above are explained in more detail  
15 in the following text.

The invention is not limited to the specific form of a memory matrix described above and, in particular, it is not limited to a memory matrix having four memory  
20 cells. The invention can be used with a memory matrix of any desired configuration and with any desired number of memory cells, that is to say with ferroelectric transistors as memory cells.

- 25 Furthermore, a memory cell may also comprise a number of transistors, in particular a number of ferroelectric transistors.



The following publications are cited in this document:

- 5 [1] T. Nakamura et al., A Single-Transistor  
Ferroelectric Memory Cell, IEEE International  
Solid-State Circuits Conference, ISSCC95, Session  
4, Technology Directions: Displays, Photonics and  
Ferroelectric Memories, pages 68 - 69, 1995.
- 10 [2] Jong-Son Lyu et al., Metal-Ferroelectric-  
Semiconductor Field-Effect Transistor (MFSFET) for  
Single Transistor Memory by Using Poly-Si  
Source/Drain and BaMgF<sub>4</sub> Dielectric, IEDM 1996,  
pages 503 - 506, 1996.